1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
|
#include "DataFormats/Common/interface/Handle.h"
#include "DataFormats/HcalDigi/interface/HcalDigiCollections.h"
#include "FWCore/Framework/interface/one/EDAnalyzer.h"
#include "FWCore/Framework/interface/Event.h"
#include "FWCore/MessageLogger/interface/MessageLogger.h"
#include "FWCore/ParameterSet/interface/ParameterSet.h"
#include <cstdio>
#include <iostream>
using namespace std;
/*version 3.1 02-13-07
author Kevin Klapoetke - Minnesota*/
class HcalCableMapper : public edm::one::EDAnalyzer<> {
public:
explicit HcalCableMapper(edm::ParameterSet const &conf);
~HcalCableMapper() override = default;
void analyze(edm::Event const &iEvent, edm::EventSetup const &iSetup) override;
void endJob() override;
private:
typedef std::vector<HcalQIESample> SampleSet;
typedef std::map<HcalDetId, SampleSet> PathSet;
typedef std::map<HcalDetId, HcalElectronicsId> IdMap;
void process(const PathSet &ps, const IdMap &im);
std::map<HcalDetId, std::vector<SampleSet>> fullHistory_;
IdMap IdSet;
const edm::EDGetTokenT<HBHEDigiCollection> tok_hbhe_;
const edm::EDGetTokenT<HODigiCollection> tok_ho_;
const edm::EDGetTokenT<HFDigiCollection> tok_hf_;
template <class DigiCollection>
void record(const DigiCollection &digis) {
for (typename DigiCollection::const_iterator digi = digis.begin(); digi != digis.end(); digi++) {
SampleSet q;
for (int i = 0; i < digi->size(); i++)
q.push_back(digi->sample(i));
if (fullHistory_.find(digi->id()) == fullHistory_.end())
fullHistory_.insert(std::pair<HcalDetId, std::vector<SampleSet>>(digi->id(), std::vector<SampleSet>()));
if (IdSet.find(digi->id()) == IdSet.end())
IdSet.insert(std::pair<HcalDetId, HcalElectronicsId>(digi->id(), HcalElectronicsId()));
fullHistory_[digi->id()].push_back(q);
IdSet[digi->id()] = digi->elecId();
}
}
};
HcalCableMapper::HcalCableMapper(edm::ParameterSet const &conf)
: tok_hbhe_(consumes<HBHEDigiCollection>(conf.getParameter<edm::InputTag>("hbheLabel"))),
tok_ho_(consumes<HODigiCollection>(conf.getParameter<edm::InputTag>("hoLabel"))),
tok_hf_(consumes<HFDigiCollection>(conf.getParameter<edm::InputTag>("hfLabel"))) {}
constexpr char const *det_names[] = {"Zero", "HcalBarrel", "HcalEndcap", "HcalForward", "HcalOuter"};
void HcalCableMapper::process(const PathSet &ps, const IdMap &im) {
PathSet::const_iterator iii;
IdMap::const_iterator ij;
for (iii = ps.begin(); iii != ps.end(); iii++) {
SampleSet ss = iii->second;
const HcalDetId dd = iii->first;
ij = im.find(dd);
HcalElectronicsId eid = ij->second;
int header = ((ss[0].adc()) & 0x7F);
int ieta = ((ss[1].adc()) & 0x3F);
int z_ieta = (((ss[1].adc()) >> 6) & 0x1);
int iphi = ((ss[2].adc()) & 0x7F);
int depth = ((ss[3].adc()) & 0x7);
int det = (((ss[3].adc()) >> 3) & 0xF);
int spigot = ((ss[4].adc()) & 0xF);
int fiber = (((ss[4].adc()) >> 4) & 0x7);
int crate = ((ss[5].adc()) & 0x1F);
int fiber_chan = (((ss[5].adc()) >> 5) & 0x3);
int G_Dcc = ((ss[6].adc()) & 0x3F);
int H_slot = ((ss[7].adc()) & 0x1F);
int TB = (((ss[7].adc()) >> 5) & 0x1);
int RBX_7 = (((ss[7].adc()) >> 6) & 0x1);
int RBX = ((ss[8].adc()) & 0x7F);
int RM = ((ss[9].adc()) & 0x3);
int RM_card = (((ss[9].adc()) >> 2) & 0x3);
int RM_chan = (((ss[9].adc()) >> 4) & 0x7);
string eta_sign;
std::string det_name;
if (det > 4 || det < 0) {
char c[20];
snprintf(c, 20, "Det=%d", det);
det_name = c;
} else
det_name = det_names[det];
if (z_ieta == 1) {
eta_sign = "+";
} else {
eta_sign = "-";
}
string is_header;
if (header == 0x75) {
// NO SHIFT
if ((spigot == eid.spigot()) && (fiber + 1 == eid.fiberIndex()) && (fiber_chan == eid.fiberChanId()) &&
(H_slot == eid.htrSlot()) && (G_Dcc == eid.dccid()) && (crate == eid.readoutVMECrateId()) &&
(iphi == dd.iphi()) && (depth == dd.depth()) && (ieta == dd.ietaAbs()) && (TB == eid.htrTopBottom()) &&
(det == dd.subdet())) { //&&(z_ieta==dd.zside())
edm::LogVerbatim("HcalCableMapper") << "Pathway match";
} else {
is_header = " Header found";
edm::LogVerbatim("HcalCableMapper")
<< " Digi ID: " << dd << is_header << " ieta: " << eta_sign << ieta << " iphi: " << iphi
<< " Depth: " << depth << " Detector: " << det_name << " Spigot: " << spigot << "/" << eid.spigot()
<< " Fiber: " << fiber + 1 << "/" << eid.fiberIndex() << " Fiber Channel: " << fiber_chan << "/"
<< eid.fiberChanId() << " Crate: " << crate << "/" << eid.readoutVMECrateId() << " Global Dcc: " << G_Dcc
<< "/" << eid.dccid() << " HTR Slot: " << H_slot << "/ " << eid.htrSlot() << " Top/Bottom: " << TB << "/"
<< eid.htrTopBottom() << " RBX: " << (RBX_7 * 128 + RBX) << " RM: " << RM + 1 << " RM Card: " << RM_card + 1
<< " RM Channel: " << RM_chan;
}
} else if (ieta + 64 == 0x75) {
ieta = ((ss[2].adc()) & 0x3F);
iphi = ((ss[3].adc()) & 0x7F);
depth = ((ss[4].adc()) & 0x7);
det = (((ss[4].adc()) >> 3) & 0xF);
spigot = ((ss[5].adc()) & 0xF);
fiber = (((ss[5].adc()) >> 4) & 0x7);
crate = ((ss[6].adc()) & 0x1F);
fiber_chan = (((ss[6].adc()) >> 5) & 0x3);
G_Dcc = ((ss[7].adc()) & 0x3F);
H_slot = ((ss[8].adc()) & 0x1F);
TB = (((ss[8].adc()) >> 5) & 0x1);
RBX_7 = (((ss[8].adc()) >> 6) & 0x1);
RBX = ((ss[9].adc()) & 0x7F);
// SHIFT
if ((spigot == eid.spigot()) && (fiber + 1 == eid.fiberIndex()) && (fiber_chan == eid.fiberChanId()) &&
(H_slot == eid.htrSlot()) && (G_Dcc == eid.dccid()) && (TB == eid.htrTopBottom()) &&
(crate == eid.readoutVMECrateId()) && (iphi == dd.iphi()) && (depth == dd.depth()) && (det == dd.subdet()) &&
(ieta == dd.ietaAbs())) {
edm::LogVerbatim("HcalCableMapper") << "Pathway match (SHIFT)";
} else {
is_header = " DATA SHIFT";
edm::LogVerbatim("HcalCableMapper")
<< " Digi ID: " << dd << is_header << " ieta: " << eta_sign << ieta << " iphi: " << iphi
<< " Depth: " << depth << " Detector: " << det_name << " Spigot: " << spigot << "/" << eid.spigot()
<< " Fiber: " << fiber + 1 << "/" << eid.fiberIndex() << " Fiber Channel: " << fiber_chan << "/"
<< eid.fiberChanId() << " Crate: " << crate << "/" << eid.readoutVMECrateId() << " Global Dcc: " << G_Dcc
<< "/" << eid.dccid() << " HTR Slot: " << H_slot << "/ " << eid.htrSlot() << " Top/Bottom: " << TB << "/"
<< eid.htrTopBottom() << " RBX: " << (RBX_7 * 128 + RBX);
}
} else {
edm::LogVerbatim("HcalCableMapper") << " Digi ID: " << dd << " +NO HEADER+ RBX: " << (RBX_7 * 128 + RBX);
}
}
}
void HcalCableMapper::analyze(edm::Event const &iEvent, edm::EventSetup const &) {
const HBHEDigiCollection &hbhe = iEvent.get(tok_hbhe_);
const HFDigiCollection &hf = iEvent.get(tok_hf_);
const HODigiCollection &ho = iEvent.get(tok_ho_);
record(hbhe);
record(hf);
record(ho);
}
void HcalCableMapper::endJob() {
std::vector<SampleSet>::iterator j;
int c[128];
int k, ii, kk;
int c_max = 0;
std::map<HcalDetId, std::vector<SampleSet>>::iterator i;
PathSet consensus;
for (i = fullHistory_.begin(); i != fullHistory_.end(); i++) {
// i.first --> id
// i.second --> vector<SampleSet>
SampleSet s;
for (k = 0; k < 10; k++) {
for (ii = 0; ii < 128; ii++)
c[ii] = 0;
for (j = i->second.begin(); j != i->second.end(); j++) { // word number
if (int(j->size()) > k)
c[(*j)[k].adc()]++;
} // j loop
// sort c-array
for (kk = 0; kk < 128; kk++) {
if (c[kk] > c[c_max]) {
c_max = kk;
}
}
s.push_back(((c_max & 0x7F)));
c_max = 0;
} // k-loop
consensus[i->first] = s;
} // i loop
process(consensus, IdSet);
} // end of endjob
#include "FWCore/Framework/interface/MakerMacros.h"
#include "FWCore/PluginManager/interface/ModuleDef.h"
DEFINE_FWK_MODULE(HcalCableMapper);
|