|
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
|
#ifndef EventFilter_CSCRawToDigi_CSCDMBTrailer2013_h
#define EventFilter_CSCRawToDigi_CSCDMBTrailer2013_h
/*
DMB-DDU 2013 Header/Trailer bit definitions (some bits get repeated for bit error mitigation)
DMB_L1A: L1A Event Number, count from DMB
DMB_BXN: Bunch Crossing Number, count from DMB
TMB_DAV: non-zero indicates TMB data exists for this event
ALCT_DAV: non-zero indicates ALCT data exists for this event
CFEB_CLCT_SENT: indicates which CFEBs should have sent data to DMB
CFEB_DAV: indicates which CFEBs have sent data to DMB
CLCT-DAV-Mismatch: the CFEB_DAVs do not match the CLCTs sent
DMB_CRATE: peripheral crate ID from DMB
DMB_ID: board number of DMB
CFEB_MOVLP: the time sample for this event has multiple overlaps with samples from previous events
DMB-CFEB-Sync: bits used for DMB-CFEB synchronization check
ALCT_HALF: zero indicates that the ALCT FIFO on the DMB is half-full
TMB_HALF: zero indicates that the TMB FIFO on the DMB is half-full
CFEB_HALF: zero indicates that the CFEB FIFO on the DMB is half-full
DMB_L1PIPE: number of L1A Events backed-up in the DMB
ALCT_EMPTY: one indicates that the ALCT FIFO on the DMB is empty
TMB_EMPTY: one indicates that the TMB FIFO on the DMB is empty
CFEB_EMPTY: one indicates that the CFEB FIFO on the DMB is empty
ALCT_Start_Timeout: indicates that the start of ALCT data was not detected within the time-out period
TMB_Start_Timeout: indicates that the start of TMB data was not detected within the time-out period
CFEB_Start_Timeout: indicates that the start of CFEB data was not detected within the time-out period.
CFEB_End_Timeout: indicates that the end of CFEB data was not detected within the time-out period
ALCT_End_Timeout: indicates that the end of ALCT data was not detected within the time-out period
TMB_End_Timeout: indicates that the end of TMB data was not detected within the time-out period
ALCT_FULL: one indicates that the ALCT FIFO on the DMB is full
TMB_FULL: one indicates that the TMB FIFO on the DMB is full
CFEB_FULL: one indicates that the CFEB FIFO on the DMB is full
DMB_CRC: each DMB generates a 22-bit CRC that encompasses all CSC data from the first 9-code to the last F-code in the event
*/
#include <iostream>
#include "DataFormats/CSCDigi/interface/CSCDMBStatusDigi.h"
#include "EventFilter/CSCRawToDigi/interface/CSCDMBHeader.h"
#include "EventFilter/CSCRawToDigi/interface/CSCVDMBTrailerFormat.h"
struct CSCDMBTrailer2013 : public CSCVDMBTrailerFormat {
// public:
CSCDMBTrailer2013() {
bzero(data(), sizeInWords() * 2);
bits.ddu_code_1 = bits.ddu_code_2 = bits.ddu_code_3 = bits.ddu_code_4 = 0xF;
bits.ddu_code_5 = bits.ddu_code_6 = bits.ddu_code_7 = bits.ddu_code_8 = 0xE;
}
CSCDMBTrailer2013(const uint16_t *buf) { memcpy(data(), buf, sizeInWords() * 2); }
/*
CSCDMBTrailer2013(const CSCDMBStatusDigi & digi)
{
memcpy(this, digi.trailer(), sizeInWords()*2);
}
*/
///@@ NEEDS TO BE DONE
void setEventInformation(const CSCDMBHeader &dmbHeader) override {
bits.dmb_id = dmbHeader.dmbID();
bits.crate_id = dmbHeader.crateID();
bits.dmb_l1a = dmbHeader.l1a();
bits.dmb_bxn = dmbHeader.bxn();
};
unsigned crateID() const override { return bits.crate_id; };
unsigned dmbID() const override { return bits.dmb_id; };
unsigned dmb_l1a() const override { return bits.dmb_l1a; };
unsigned dmb_bxn() const override { return bits.dmb_bxn; };
unsigned alct_endtimeout() const override { return bits.alct_endtimeout; };
unsigned tmb_endtimeout() const override { return bits.tmb_endtimeout; };
unsigned cfeb_endtimeout() const override { return bits.cfeb_endtimeout; };
unsigned alct_starttimeout() const override { return bits.alct_starttimeout; };
unsigned tmb_starttimeout() const override { return bits.tmb_starttimeout; };
unsigned cfeb_starttimeout() const override { return bits.cfeb_starttimeout; };
unsigned cfeb_movlp() const override { return bits.cfeb_movlp; };
unsigned dmb_l1pipe() const override { return bits.dmb_l1pipe; };
/// Empty bits don't exists in new format
unsigned alct_empty() const override { return 0; };
unsigned tmb_empty() const override { return 0; };
unsigned cfeb_empty() const override { return 0; };
unsigned alct_half() const override { return bits.alct_half; };
unsigned tmb_half() const override { return bits.tmb_half; };
unsigned cfeb_half() const override { return bits.cfeb_half; };
unsigned alct_full() const override { return bits.alct_full; };
unsigned tmb_full() const override { return bits.tmb_full; };
unsigned cfeb_full() const override { return (bits.cfeb_full_lowo | (bits.cfeb_full_hiwo << 3)); };
unsigned crc22() const override { return (bits.dmb_crc_1 | (bits.dmb_crc_2 << 11)); };
unsigned crc_lo_parity() const override { return bits.dmb_parity_1; };
unsigned crc_hi_parity() const override { return bits.dmb_parity_2; };
unsigned short *data() override { return (unsigned short *)(&bits); }
unsigned short *data() const override { return (unsigned short *)(&bits); }
bool check() const override {
return bits.ddu_code_1 == 0xF && bits.ddu_code_2 == 0xF && bits.ddu_code_3 == 0xF && bits.ddu_code_4 == 0xF &&
bits.ddu_code_5 == 0xE && bits.ddu_code_6 == 0xE && bits.ddu_code_7 == 0xE && bits.ddu_code_8 == 0xE;
}
unsigned sizeInWords() const override { return 8; }
struct {
/// 1st Trailer word
unsigned dmb_l1a : 6; /// DMB_L1A[5:0]
unsigned dmb_bxn : 5; /// DMB_BXN[4:0]
unsigned alct_endtimeout : 1; /// ALCT_End_Timeout(1)
unsigned ddu_code_1 : 4; /// constant, should be '1111'
/// 2nd Trailer word
unsigned cfeb_endtimeout : 7; /// CFEB_End_Timeout(7:1)
unsigned cfeb_movlp : 5; /// CFEB_MOVLP(5:1)
unsigned ddu_code_2 : 4; /// constant, should be '1111'
/// 3rd Trailer word
unsigned dmb_l1pipe : 8; /// DMB_L1PIPE(8)
unsigned tmb_starttimeout : 1; /// TMB_Start_Timeout(1)
unsigned cfeb_full_lowo : 3; /// CFEB_FULL(3:1)
unsigned ddu_code_3 : 4; /// constant, should be '1111'
/// 4th Trailer word
unsigned cfeb_full_hiwo : 4; /// CFEB_FULL(7:4)
unsigned cfeb_starttimeout : 7; /// CFEB_Start_Timeout(7:1)
unsigned alct_starttimeout : 1; /// ALCT_Start_Timeout(1)
unsigned ddu_code_4 : 4; /// constant, should be '1111'
/// 5th Trailer word
unsigned cfeb_half : 7; /// CFEB_HALF(7:1)
unsigned tmb_endtimeout : 1; /// TMB_End_Timeout(1)
unsigned tmb_half : 1; /// TMB_HALF(1)
unsigned alct_half : 1; /// ALCT_HALF(1)
unsigned tmb_full : 1; /// TMB_FULL(1)
unsigned alct_full : 1; /// ALCT_FULL(1)
unsigned ddu_code_5 : 4; /// constant, should be '1110'
/// 6th Trailer word
unsigned dmb_id : 4; /// DMB_ID(4)
unsigned crate_id : 8; /// DMB_CRATE(8)
unsigned ddu_code_6 : 4; /// constant, should be '1110'
/// 7th Trailer word
unsigned dmb_crc_1 : 11; /// DMB_CRC[10:0]
unsigned dmb_parity_1 : 1; /// DMB_CRC_LowParity(1)
unsigned ddu_code_7 : 4; /// constant, should be '1110'
/// 8th Trailer word
unsigned dmb_crc_2 : 11; /// DMB_CRC[21:11]
unsigned dmb_parity_2 : 1; /// DMB_CRC_HighParity(1)
unsigned ddu_code_8 : 4; /// constant, should be '1110'
} bits;
};
#endif
|