Back to home page

Project CMSSW displayed by LXR

 
 

    


File indexing completed on 2025-01-12 23:41:24

0001 import FWCore.ParameterSet.Config as cms
0002 
0003 def SiStripRawToDigiModule(*args, **kwargs):
0004   mod = cms.EDProducer('SiStripRawToDigiModule',
0005     ProductLabel = cms.InputTag('rawDataCollector'),
0006     AppendedBytes = cms.int32(0),
0007     TriggerFedId = cms.int32(0),
0008     LegacyUnpacker = cms.bool(False),
0009     UseDaqRegister = cms.bool(False),
0010     UseFedKey = cms.bool(False),
0011     UnpackBadChannels = cms.bool(False),
0012     MarkModulesOnMissingFeds = cms.bool(True),
0013     FedBufferDumpFreq = cms.untracked.int32(0),
0014     FedEventDumpFreq = cms.untracked.int32(0),
0015     Quiet = cms.untracked.bool(True),
0016     UnpackCommonModeValues = cms.bool(False),
0017     DoAllCorruptBufferChecks = cms.bool(False),
0018     DoAPVEmulatorCheck = cms.bool(False),
0019     ErrorThreshold = cms.uint32(7174),
0020     mightGet = cms.optional.untracked.vstring
0021   )
0022   for a in args:
0023     mod.update_(a)
0024   mod.update_(kwargs)
0025   return mod