Back to home page

Project CMSSW displayed by LXR

 
 

    


File indexing completed on 2021-02-14 12:50:55

0001 #ifndef CSCObjects_CSCDBL1TPParameters_h
0002 #define CSCObjects_CSCDBL1TPParameters_h
0003 
0004 #include "CondFormats/Serialization/interface/Serializable.h"
0005 
0006 /** \class CSCDBL1TPParameters
0007  *  \author Slava Valuev
0008  *
0009  * Description: Configuration parameters needed for the Level-1 CSC Trigger
0010  *              Primitives emulator.  Expected to be stored in and retrieved
0011  *              from the conditions database.
0012  */
0013 
0014 class CSCDBL1TPParameters {
0015 public:
0016   CSCDBL1TPParameters();
0017   ~CSCDBL1TPParameters();
0018 
0019   /** returns ALCT fifo_tbins */
0020   inline unsigned int alctFifoTbins() const { return m_alct_fifo_tbins; }
0021 
0022   /** returns ALCT fifo_pretrig */
0023   inline unsigned int alctFifoPretrig() const { return m_alct_fifo_pretrig; }
0024 
0025   /** returns ALCT drift_delay */
0026   inline unsigned int alctDriftDelay() const { return m_alct_drift_delay; }
0027 
0028   /** returns ALCT nplanes_hit_pretrig */
0029   inline unsigned int alctNplanesHitPretrig() const { return m_alct_nplanes_hit_pretrig; }
0030 
0031   /** returns ALCT nplanes_hit_pattern */
0032   inline unsigned int alctNplanesHitPattern() const { return m_alct_nplanes_hit_pattern; }
0033 
0034   /** returns ALCT nplanes_hit_accel_pretrig */
0035   inline unsigned int alctNplanesHitAccelPretrig() const { return m_alct_nplanes_hit_accel_pretrig; }
0036 
0037   /** returns ALCT nplanes_hit_accel_pattern */
0038   inline unsigned int alctNplanesHitAccelPattern() const { return m_alct_nplanes_hit_accel_pattern; }
0039 
0040   /** returns ALCT trig_mode */
0041   inline unsigned int alctTrigMode() const { return m_alct_trig_mode; }
0042 
0043   /** returns ALCT accel_mode */
0044   inline unsigned int alctAccelMode() const { return m_alct_accel_mode; }
0045 
0046   /** returns ALCT l1a_window_width */
0047   inline unsigned int alctL1aWindowWidth() const { return m_alct_l1a_window_width; }
0048 
0049   /** returns CLCT fifo_tbins */
0050   inline unsigned int clctFifoTbins() const { return m_clct_fifo_tbins; }
0051 
0052   /** returns CLCT fifo_pretrig */
0053   inline unsigned int clctFifoPretrig() const { return m_clct_fifo_pretrig; }
0054 
0055   /** returns CLCT hit_persist */
0056   inline unsigned int clctHitPersist() const { return m_clct_hit_persist; }
0057 
0058   /** returns CLCT drift_delay */
0059   inline unsigned int clctDriftDelay() const { return m_clct_drift_delay; }
0060 
0061   /** returns CLCT nplanes_hit_pretrig */
0062   inline unsigned int clctNplanesHitPretrig() const { return m_clct_nplanes_hit_pretrig; }
0063 
0064   /** returns CLCT nplanes_hit_pattern */
0065   inline unsigned int clctNplanesHitPattern() const { return m_clct_nplanes_hit_pattern; }
0066 
0067   /** returns CLCT pid_thresh_pretrig */
0068   inline unsigned int clctPidThreshPretrig() const { return m_clct_pid_thresh_pretrig; }
0069 
0070   /** returns CLCT min_separation */
0071   inline unsigned int clctMinSeparation() const { return m_clct_min_separation; }
0072 
0073   /** returns TMB mpc_block_me1a */
0074   inline unsigned int tmbMpcBlockMe1a() const { return m_mpc_block_me1a; }
0075 
0076   /** returns TMB alct_trig_enable */
0077   inline unsigned int tmbAlctTrigEnable() const { return m_alct_trig_enable; }
0078 
0079   /** returns TMB clct_trig_enable */
0080   inline unsigned int tmbClctTrigEnable() const { return m_clct_trig_enable; }
0081 
0082   /** returns TMB match_trig_enable */
0083   inline unsigned int tmbMatchTrigEnable() const { return m_match_trig_enable; }
0084 
0085   /** returns TMB match_trig_window_size */
0086   inline unsigned int tmbMatchTrigWindowSize() const { return m_match_trig_window_size; }
0087 
0088   /** returns TMB tmb_l1a_window_size */
0089   inline unsigned int tmbTmbL1aWindowSize() const { return m_tmb_l1a_window_size; }
0090 
0091   /** sets ALCT fifo_tbins */
0092   void setAlctFifoTbins(const unsigned int theValue) { m_alct_fifo_tbins = theValue; }
0093 
0094   /** sets ALCT fifo_pretrig */
0095   void setAlctFifoPretrig(const unsigned int theValue) { m_alct_fifo_pretrig = theValue; }
0096 
0097   /** sets ALCT drift_delay */
0098   void setAlctDriftDelay(const unsigned int theValue) { m_alct_drift_delay = theValue; }
0099 
0100   /** sets ALCT nplanes_hit_pretrig */
0101   void setAlctNplanesHitPretrig(const unsigned int theValue) { m_alct_nplanes_hit_pretrig = theValue; }
0102 
0103   /** sets ALCT nplanes_hit_pattern */
0104   void setAlctNplanesHitPattern(const unsigned int theValue) { m_alct_nplanes_hit_pattern = theValue; }
0105 
0106   /** sets ALCT nplanes_hit_accel_pretrig */
0107   void setAlctNplanesHitAccelPretrig(const unsigned int theValue) { m_alct_nplanes_hit_accel_pretrig = theValue; }
0108 
0109   /** sets ALCT nplanes_hit_accel_pattern */
0110   void setAlctNplanesHitAccelPattern(const unsigned int theValue) { m_alct_nplanes_hit_accel_pattern = theValue; }
0111 
0112   /** sets ALCT trig_mode */
0113   void setAlctTrigMode(const unsigned int theValue) { m_alct_trig_mode = theValue; }
0114 
0115   /** sets ALCT accel_mode */
0116   void setAlctAccelMode(const unsigned int theValue) { m_alct_accel_mode = theValue; }
0117 
0118   /** sets ALCT l1a_window_width */
0119   void setAlctL1aWindowWidth(const unsigned int theValue) { m_alct_l1a_window_width = theValue; }
0120 
0121   /** sets CLCT fifo_tbins */
0122   void setClctFifoTbins(const unsigned int theValue) { m_clct_fifo_tbins = theValue; }
0123 
0124   /** sets CLCT fifo_pretrig */
0125   void setClctFifoPretrig(const unsigned int theValue) { m_clct_fifo_pretrig = theValue; }
0126 
0127   /** sets CLCT hit_persist */
0128   void setClctHitPersist(const unsigned int theValue) { m_clct_hit_persist = theValue; }
0129 
0130   /** sets CLCT drift_delay */
0131   void setClctDriftDelay(const unsigned int theValue) { m_clct_drift_delay = theValue; }
0132 
0133   /** sets CLCT nplanes_hit_pretrig */
0134   void setClctNplanesHitPretrig(const unsigned int theValue) { m_clct_nplanes_hit_pretrig = theValue; }
0135 
0136   /** sets CLCT nplanes_hit_pattern */
0137   void setClctNplanesHitPattern(const unsigned int theValue) { m_clct_nplanes_hit_pattern = theValue; }
0138 
0139   /** sets CLCT pid_thresh_pretrig */
0140   void setClctPidThreshPretrig(const unsigned int theValue) { m_clct_pid_thresh_pretrig = theValue; }
0141 
0142   /** sets CLCT min_separation */
0143   void setClctMinSeparation(const unsigned int theValue) { m_clct_min_separation = theValue; }
0144 
0145   /** sets TMB mpc_block_me1a */
0146   void setTmbMpcBlockMe1a(const unsigned int theValue) { m_mpc_block_me1a = theValue; }
0147 
0148   /** sets TMB alct_trig_enable */
0149   void setTmbAlctTrigEnable(const unsigned int theValue) { m_alct_trig_enable = theValue; }
0150 
0151   /** sets TMB clct_trig_enable */
0152   void setTmbClctTrigEnable(const unsigned int theValue) { m_clct_trig_enable = theValue; }
0153 
0154   /** sets TMB match_trig_enable */
0155   void setTmbMatchTrigEnable(const unsigned int theValue) { m_match_trig_enable = theValue; }
0156 
0157   /** sets TMB match_trig_window_size */
0158   void setTmbMatchTrigWindowSize(const unsigned int theValue) { m_match_trig_window_size = theValue; }
0159 
0160   /** sets TMB tmb_l1a_window_size */
0161   void setTmbTmbL1aWindowSize(const unsigned int theValue) { m_tmb_l1a_window_size = theValue; }
0162 
0163 private:
0164   /** ALCT configuration parameters. */
0165   unsigned int m_alct_fifo_tbins, m_alct_fifo_pretrig;
0166   unsigned int m_alct_drift_delay;
0167   unsigned int m_alct_nplanes_hit_pretrig, m_alct_nplanes_hit_accel_pretrig;
0168   unsigned int m_alct_nplanes_hit_pattern, m_alct_nplanes_hit_accel_pattern;
0169   unsigned int m_alct_trig_mode, m_alct_accel_mode, m_alct_l1a_window_width;
0170 
0171   /** CLCT configuration parameters. */
0172   unsigned int m_clct_fifo_tbins, m_clct_fifo_pretrig;
0173   unsigned int m_clct_hit_persist, m_clct_drift_delay;
0174   unsigned int m_clct_nplanes_hit_pretrig, m_clct_nplanes_hit_pattern;
0175   unsigned int m_clct_pid_thresh_pretrig;
0176   unsigned int m_clct_min_separation;
0177 
0178   /** TMB configuration parameters. */
0179   unsigned int m_mpc_block_me1a;
0180   unsigned int m_alct_trig_enable, m_clct_trig_enable;
0181   unsigned int m_match_trig_enable;
0182   unsigned int m_match_trig_window_size, m_tmb_l1a_window_size;
0183 
0184   COND_SERIALIZABLE;
0185 };
0186 
0187 #endif