Project CMSSW displayed by LXR |
|
|
|
|||
File indexing completed on 2024-04-06 12:29:28
0001 #ifndef SIMCALORIMETRY_ECALTRIGPRIMALGOS_ECALFENIXBYPASSLIN_H 0002 #define SIMCALORIMETRY_ECALTRIGPRIMALGOS_ECALFENIXBYPASSLIN_H 0003 0004 #include <vector> 0005 0006 /** 0007 \class EcalFenixBypassLin 0008 \brief Linearisation for Tcp 0009 * input: 16 bits 0010 * output: 12 bits +1 going to fgvb (???) 0011 * 0012 * ----> c un output de 13 bits, le 13 eme bit est le resultat du fvgb 0013 du FenixStrip 0014 */ 0015 0016 class EcalFenixBypassLin { 0017 public: 0018 EcalFenixBypassLin(); 0019 virtual ~EcalFenixBypassLin(); 0020 0021 void process(std::vector<int> &, std::vector<int> &); 0022 }; 0023 0024 #endif
| [ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
|
This page was automatically generated by the 2.2.1 LXR engine. The LXR team |
|