Back to home page

Project CMSSW displayed by LXR

 
 

    


File indexing completed on 2024-04-06 12:00:24

0001 import FWCore.ParameterSet.Config as cms
0002 
0003 def SiStripDigiToRawModule(**kwargs):
0004   mod = cms.EDProducer('SiStripDigiToRawModule',
0005     FedReadoutMode = cms.string('ZERO_SUPPRESSED'),
0006     PacketCode = cms.string('ZERO_SUPPRESSED'),
0007     UseFedKey = cms.bool(False),
0008     UseWrongDigiType = cms.bool(False),
0009     CopyBufferHeader = cms.bool(False),
0010     InputDigis = cms.InputTag('simSiStripDigis', 'ZeroSuppressed'),
0011     RawDataTag = cms.InputTag('rawDataCollector'),
0012     mightGet = cms.optional.untracked.vstring
0013   )
0014   for k,v in kwargs.items():
0015     setattr(mod, k, v)
0016   return mod