Back to home page

Project CMSSW displayed by LXR

 
 

    


File indexing completed on 2024-04-06 12:00:50

0001 import FWCore.ParameterSet.Config as cms
0002 
0003 def SiStripHybridFormatAnalyzer(**kwargs):
0004   mod = cms.EDAnalyzer('SiStripHybridFormatAnalyzer',
0005     srcDigis = cms.InputTag('siStripZeroSuppression', 'VirginRaw'),
0006     srcAPVCM = cms.InputTag('siStripZeroSuppression', 'APVCMVirginRaw'),
0007     nModuletoDisplay = cms.uint32(10000),
0008     plotAPVCM = cms.bool(True),
0009     mightGet = cms.optional.untracked.vstring
0010   )
0011   for k,v in kwargs.items():
0012     setattr(mod, k, v)
0013   return mod